III. REMARKS

Claims 1 and 3-31 are pending in this application. By this Supplemental Amendment, claim 1 and 3 have been amended and claim 2 has been cancelled. Reconsideration in view of the following remarks is respectfully requested.

This application claims priority to International Appln. Serial No. PCT/US2003/05314, hereinafter "'05314." Accordingly, Applicants respectfully direct the Office's attention to the International Preliminary Examination Report, submitted herewith for reference, for '05314. In the examination report, the examining office has indicated a favorable determination with respect to novelty, inventive step and industrial applicability. Examination report, p. 4. As a result, Applicants have amended the claims in the present application to duplicate the claims as examined in the examination report. Applicants submit that claims 1 and 3-31 are allowable and respectfully request that the Office defer to the determination reached in the examination report.

Furthermore, Applicants respectfully request that the Office's previous restriction requirement and species requirement be withdrawn in light of the search performed in connection with '05314. See MPEP §803, in which it is stated that "[i]f the search and examination of an entire application can be made without serious burden, the Examiner must examine it on the merits, even though it includes claims to independent or distinct inventions" (emphasis added). Applicants respectfully submit that there can be no serious burden on the Office because the search has already been completed. Accordingly, Applicants respectfully request withdrawal of both the Restriction and Species Election Requirements.

IV. CONCLUSION

In light of the above, Applicants respectfully submit that all claims are in condition for allowance. Should the Examiner require anything further to place the application in better condition for allowance, the Examiner is invited to contact Applicants' undersigned representative at the number listed below.

Respectfully submitted,

/Darrell L. Pogue/

Darrell L. Pogue Reg. No.: 57,878

Date: October 26, 2006

Hoffman, Warnick & D'Alessandro LLC 75 State Street 14th Floor Albany, New York 12207 (518) 449-0044 (518) 449-0047 (fax)

M

PATENT COOPERATION TREATY

•				4 *	•	
From the		AINING ATTENOPTE	v	٠.	÷	
INTERNATIONAL PRE	LIMINARY EXAM	IINING AUTHORIT	.			
To: STEVENY, SOUCAR JAACHINES CORRORATION			PCT			
INTERNATIONAL BU	ISINESS MACHIN	ES CORPORATION	NOME		MARGERIX OF	. •
DEPT. 18G, BLDG. 30	00/482			CATION OF TRAN RNATIONAL PRE		
2070 ROUTE 52 HOPEWELL JUNCTION	N NV 12533			KNATIONAL PRE EXAMINATION RI		
HOPEWELLJONCIN	, NY, NY 12555		4			
			¥,	(PCT Rule 71.1))	
			Date of Mailing	18 API	 D 2002	
			(day/month/year)) LUPAIR	r Cribii	
Applicant's or agent's f	ile reference		1	PORTANT NOTIFI	ICATION	
BUR920020068			1,0	PORTANI NOTAL	CATION	٠.
International application	No. Inte	ernational filing date (day/month/year)	Priority date (day/mon	th/year)	
PCT/US03/05314	20	February 2003 (20.02	.2003)	12 December 2002 (12	2.12.2002)	
Applicant						
					•	
INTERNATIONAL BU	JSINESS MACHIN	ES CORPORATION				
1. The applicant i	s hereby notified t	hat this Internationa	l Preliminary Exa	mining Authority tran	ismits herewith th	.e
international pr	eliminary examina	ation report and its a	nnexes, if any, es	stablished on the inter	national applicatio	m.
2. A copy of the r	eport and its anne	xes, if any, is being	transmitted to the	e International Bureau	for communication	ŏύ to{
all the elected (Offices.	· ·			200	1
		•		•	<u>a</u>	· ; '
3. Where required	l by any of the ele	cted Offices, the Int	ernational Bureau	will prepare an Engli	ish translagion of t	the
report (but not	of any annexes) ar	nd will transmit sucl	h translation to the	ose Offices.	24	·
		•			₽.	Ž
4. REMINDER					→ → ·	•
	•		٠.		. 0	,
The applicant n	nust enter the natio	onal phase before ea	ch elected Office	by performing certain	ı acts (filifiğ	> -
translations and	l naving national fi	ees) within 30 mont	hs from the priori	ty date (or later in sor	ne Office <u>s</u> (Articl	le _e ≪
39(1))(see also	the reminder sent	by the International	Bureau with Fort	m PCT/IB/301).		
Where a transla	uion of the interna	itional application it	ust be furnished t	o an elected Office, th	hat translation mu	st
contain a transl	ation of any annex	ces to the internation	ial preliminary ex	amination report. It is	s the applicant's	
responsibility to	prepare and furn	ish such translation	directly to each el	lected Office concerns	ed.	
		•				
For further deta	ills on the applicat	ole time filmus and i	ediments or m	e elected Offices, see	Volume H of the	
PCT Applicant	s Guiuc.				•	
					•	
		•				
		• _		,	-	
				~ /	<u> </u>	
			Authorized of	ficer //		
Name and mailing addre	Aun: IPEA/US			MIIII	of Potos	/
Commissioner f			Evan Pert	JUMINUS	Casa	ب
P.O. Box 1450	ginia 22313-1450		Telephone No	308-0956	57	
Facsimile No. (571) 273				101	<u> </u>	
				_		

PATENT COOPERATION TREATY

PCT

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

(PCT Article 36 and Rule 70)

Applicant's or agent's file reference BUR920020068	FOR FURTHER ACTION	See Notification Preliminary Ex	on of Transmittal of International xamination Report (Form PCT/IPEA/416)	
International application No.	International filing date (day/mor	th/year)	Priority date (day/month/year)	
PCT/US03/05314	20 February 2003 (20.02.2003)		12 December 2002 (12.12.2002)	
International Patent Classification (IPC)	International Patent Classification (IPC) or national classification and IPC			
IPC(7): G01R 31/26 and US Cl.: 324/76	35			
Applicant				
INTERNATIONAL BUSINESS MACH	INES CORPORATION		. ~	
 This international preliminary examination report has been prepared by this International Preliminary Examining Authority and is transmitted to the applicant according to Article 36. This REPORT consists of a total of 3 sheets, including this cover sheet. 				
This report is also accompanied by ANNEXES, i.e., sheets of the description, claims and/or drawings which have been amended and are the basis for this report and/or sheets containing rectifications made before this Authority (see Rule 70.16 and Section 607 of the Administrative Instructions under the PCT). These annexes consist of a total of Sheets.				
	tions relating to the following	items:		
I Basis of the repo	I Basis of the report			
II Priority				
III Non-establishme	III Non-establishment of report with regard to novelty, inventive step and industrial applicability			
IV Lack of unity of	Lack of unity of invention			
V Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement				
VI Certain docume	VI Certain documents cited			
VII Certain defects i	VII Certain defects in the international application			
VIII Certain observat	VIII Certain observations on the international application			
			•	
Date of submission of the demand	Date	of completion of	of this report	
09 July 2004 (09.07.2004)		09 February 2006 (09.02.2006)		
Name and mailing address of the IPEA/US		rized officer	Marin / hof	
Mail Stop PCT, Atm: IPEA/ US Commissioner for Patents P.O. Box 1450	Evan	Pert	CAMUSE AJUL	
Alexandria, Virginia 22313-1450	Telepl	none No. 308-09	956 MM	
Facsimile No. (571) 273-3201 Form PCT/IPEA/409 (cover sheet)(July 1998)				

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No.	
PCT/US03/05314	

I.	Bas	sis of the report	
1.	With	h regard to the elements of the international application:*	
		the international application as originally filed.	·
	X	the description:	
		pages 1-32 as originally filed	
		pages NONE , filed with the demand	
		pages NONE , filed with the letter of	
	\bowtie	the claims:	
		pages NONE as originally filed	
		pages 33-40 , as amended (together with any statement) under Article 19 pages NONE , filed with the demand	
		pages NONE, filed with the demand, filed with the letter of	
	N	7	
	X	the drawings:	
		pages 1/4 to 4/4, as originally filed pages NONE, filed with the demand	
		pages NONE, filed with the letter of	
		the sequence listing part of the description: pages NONE, as originally filed	
		pages NONE , filed with the demand	
		pages NONE filed with the letter of	
2.	lang	th regard to the language, all the elements marked above were available or furnished to this Auguage in which the international application was filed, unless otherwise indicated under this item see elements were available or furnished to this Authority in the following language English which	•
		the language of a translation furnished for the purposes of international search (under Rule23.	l(b))
	\square	the language of publication of the international application (under Rule 48.3(b)).	
	H	the language of the translation furnished for the purposes of international preliminary examina	tion(under Rules
		55.2 and/or 55.3).	•
3.	Witi	th regard to any nucleotide and/or amino acid sequence disclosed in the international application of the sequence listing:	on, the
		contained in the international application in printed form.	
		filed together with the international application in computer readable form.	
		furnished subsequently to this Authority in written form.	
		furnished subsequently to this Authority in computer readable form.	
		The statement that the subsequently furnished written sequence listing does not go beyond the international application as filed has been furnished.	disclosure in the
1:0	 ting	The statement that the information recorded in computer readable form is identical to the writt	en sequence
112	ung	has been furnished.	•
4.	\boxtimes	The amendments have resulted in the cancellation of:	
		the description, pages NONE	
		the claims, Nos. 33	
		the drawings, sheets/fig NONE	
5.		This report has been established as if (some of) the amendments had not been made, since they have bee beyond the disclosure as filed, as indicated in the Supplemental Box (Rule 70.2(c)).**	
*	Repla	receiving Office in response to an invitation under Article	14 are referred to in O 16 and 70 17)
thi	s repo	ort as "originally filed" and are not annexed to this report since they do not contain amendments (Rules 7 replacement sheet containing such amendments must be referred to under item 1 and annexed to this repor	t
l	ruig i	representation occurrency to the second occurrency of the second occurrency o	

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No. PCT/US03/05314

. Reasoned statement under Rule 66.2(a)(ii) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement				
1. STATEMENT				
Novelty (N)	Claims 1-32	YES		
Hovely (14)	Claims NONE	NO		
Inventive Step (IS)	Claims 1-32	YES		
2,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Claims NONE	NO		
Industrial Applicability (IA)	Claims 1-32	YES		
Industrial Type Transition (C. 5)	Claims NONE	NO		

2. CITATIONS AND EXPLANATIONS

Claims 1-30 meet the criteria set out in PCT Article 33(2)-(3), because the prior art does not teach or fairly suggest the method limitations drawn to separately adjusting well bias for an n-transistor and p-transistor wired separately from circuit VDD and ground, with partitions among transistors allowing individual adjustments, or using voltage-based testing (unlike IDDQ, for example), while claims 31-32 set forth a novel system, particularly for self-regulation of burn-in temperature combined with well bias being wired independently for an n-transistor and p-transistor, and wired separately from ground.

Claims 1-32 meet the criteria set out in PCT Article 33(4), and thus have industrial applicability because the subject matter claimed can be made or used in industry.

While the SACHDEV reference was cited as an "X" reference in the International Search Report, this reference does not disclose that the "wells are wired separately from circuit VDD and ground," for example, which was overlooked at the time the Search Report was prepared.

While the TOSUKA ET AL. reference was cited as an "X" reference in the Intrenational Search Report, this reference is not an invention "for testing" while some limitations of the claims are arguably disclosed.

The first of the contract of t

IPEAVUS

NOV.21'2005 16:04 518 449 0047

HOFFMAN WARNICK D ALESSANRO LLC #5823 P.006

BUR920020068

<u>Claims</u>

5

10

15

1. A method for testing an integrated circuit (10) having wells (14, 18) that are wired separately from circuit VDD and ground, the method comprising the steps of:

testing a circuit including independently modifying a p-well (14) bias of an n-transistor (16) and an n-well bias (18) of a p-transistor (20); and

determining whether a defect exists from the testing;

wherein the wells (14, 18) include partitions, the modifying step includes applying a different well bias condition to at least one partition compared to at least one other partition, and the determining step is applied to one of the circuit as a whole and on a partition-by-partition basis.

- 2. The method of claim 1. wherein the modifying step includes applying a plurality of different well bias conditions to a plurality of different partitions, and the determining step includes comparing the results of the testing to one another to localize a defect.
- 3. The method of claim 1, wherein the testing step further includes stimulating the circuit with a test vector followed by the step of modifying the well biases for a predetermined time prior to the determining step.
- 20 4. The method of claim 1, wherein the determining step includes comparing outputs of the circuit to expected results for a defect-free circuit.

PCT/USDB/DSBITT BLILLEGGS PFAUS

NOV.21'2005 16:05 518 449 0047

HOFFMAN WARNICK D ALESSANRO LLC #5823 P.007

BUR920020068

10

15

20.

- 5. The method of claim 1, wherein the determining step includes comparing outputs of the circuit to results for the same circuit under different well bias conditions.
- The method of claim 1, wherein the testing includes modifying the well biases to one of a plurality of extreme conditions.
 - 7. The method of claim 6, wherein the determining step includes observing a circuit parameter in addition to well bias during the testing.
 - 8. The method of claim 6, wherein the testing step further includes modifying at least one circuit parameter other than well bias.
 - 9. The method of claim 1, wherein the testing step further includes voltage-based testing.
 - 10. The method of claim 10, wherein the modifying step includes one of:
 - (a) decreasing a p-well (14) bias for the n-transistor (16) and decreasing an n-well (18) bias for the p-transistor (20);
 - (b) increasing the p-well bias for the n-transistor and increasing the n-well bias for

the p-transistor; and

(c) increasing the p-well bias for the n-transistor and decreasing the n-well bias for

NOV.21 2005 16:05 518 449 0047

HOFFMAN WARNICK D ALESSANRO LLC #5823 P.008

BUR920020068

10

15

20

the p-transistor.

- 11. The method of claim 10, wherein the voltage-based testing includes applying a low-VDD.
- 5 12. The method of claim 10, wherein the modifying step includes:

first setting each well bias at a nominal value;

second increasing the p-well (14) bias of the n-transistor (16) from a nominal value and setting the n-well (18) bias of the p-transistor (20) at a nominal value; and third setting the p-well bias of the n-transistor at a nominal value and decreasing the n-well bias of the p-transistor from a nominal value, wherein the determining step occurs between each of the above steps.

13. The method of claim 13, wherein the modifying step further includes:

fourth setting the p-well (14) bias of the n-transistor (16) to a lower than nominal value and the n-well (18) bias of the p-transistor (20) to a higher than nominal value;

fifth setting the p-well bias of the n-transistor to a lower than nominal value and the n-well bias of the p-transistor to a lower than nominal value;

sixth setting the p-well bias of the n-transistor to a higher than nominal value and the n-well bias of the p-transistor to a higher than nominal value, wherein the determining step occurs between each of the above steps.

per/usar/osar+ addazes

NOV.21'2005 16:05 518 449 0047

HOFFMAN WARNICK D ALESSANRO LLC #5823 P.009

BUR920020068

14. The method of claim 10, wherein the determining step includes determining at least one of a minimum well bias and a maximum well bias at which the IC (10) functions at a particular speed; and determining whether at least one minimum and maximum well bias meets a predetermined goal.

5

- 15. The method of claim 1, wherein the testing includes measuring an elevated static leakage current (IDDQ).
- 16. The method of claim 16, wherein the modifying step includes applying both increases and decreases of well bias to establish a relationship between IDDQ and well bias.
 - 17. The method of claim 16, wherein the step of applying includes:

applying a first set of biases to the n-well (18) and the p-well (14), and then measuring IDDQ; and

15

- applying a different second set of biases to the n-well and the p-well, and then measuring IDDQ.
- 18. The method of claim 16, wherein the determining step includes comparing the results of the applying step to expected results for a defect-free circuit.

20

19. The method of claim 16, wherein the determining step includes:
establishing an IDDQ curve shape for a defect-free circuit from the applying

PCT/HSUIPCE BLA SERVICE

NOV.21'2005 16:05 518 449 0047

HOFFMAN WARNICK D ALESSANRO LLC #5823 P.010

BUR920020068

steps;

10

15

establishing an IDDQ curve shape for a circuit under test; and comparing the curve shapes.

- The method of claim 16, wherein the modifying step includes setting a well bias to at least substantially decrease one type of IDDQ, and the step of determining includes performing a characterization of the other type of IDDQ versus at least one circuit parameter.
 - 21. The method of claim 1, wherein the testing includes stress testing.
 - 22. The method of claim 22, wherein the modifying step includes modifying well bias to modify switching current.
 - 23. The method of claim 22, wherein the modifying step includes modifying well bias to modify current during at least one of burn-in stressing and high-voltage stressing.
 - 24. The method of claim 22, wherein the modifying step includes modifying well bias to draw a predetermined amount of at least one of switching and static current.
- 20 25. The method of claim 22, wherein the modifying step includes:

increasing the p-well bias and decreasing the n-well bias when circuit switching is to occur; and

PCT/USOS/OSSA4 BAAASOOS PEA/US

NOV. 21'2005 16:05 518 449 0047

HOFFMAN WARNICK D ALESSANRO LLC #5823 P.013

BUR920020068

15

decreasing the p-well bias and increasing the n-well bias when circuit switching is not to occur.

- 26. The method of claim 22, wherein the modifying step includes setting well-bias at a first setting during high voltage burn-in and a second setting during nominal voltage burn-in.
 - 27. The method of claim 22, wherein the modifying step includes setting well-bias during burn-in to maintain circuit functioning.
- 10 28. The method of claim 22, wherein the modifying step includes setting well-bias to maintain a stress test temperature.
 - 29. The method of claim 22, wherein the modifying step includes modifying well bias during stressing to accelerate defects by placing an elevated electric field across a gate oxide of the circuit.

38

PCT/USCS/OSSAY BALLBOOS PEAUS

NOV.21'2005 16:06 518 449 0047

HOFFMAN WARNICK D ALESSANRO LLC #5823 P.012

BUR920020068

30. A method for testing a semiconductor circuit (10) having wells (14, 18) that are wired separately from circuit VDD and ground, the method comprising the steps of:

testing the circuit for a defect by measuring static leakage current; and increasing and decreasing well biases of an n-transistor (16) and a p-transistor (20) to change respective transistor threshold voltages during testing.

propagate hit ince

IPEA/US

NOV.21'2005 16:06 518 449 0047

AN WARNICK D ALESSANRO LLC #5823 P.013

BUR920020068

31. A system for testing a semiconductor circuit (10) having wells (14, 18) that are wired separately from circuit VDD and ground, the system comprising:

means for testing (60) the circuit including independently modifying a well bias of an n-transistor (16) and a well bias of a p-transistor (20); and

means for determining (62) whether a defect exists from the testing;

wherein the wells (14, 18) include partitions, the well bias modifying includes applying a different well bias condition to at least one partition compared to at least one other partition, and the determining is applied to one of the circuit as a whole and on a partition-by-partition basis.

10

32. The system of claim 32, further comprising a temperature sensor (50, 52) for monitoring a temperature of the IC, wherein the means for testing (60) modifies the well biases to maintain a stress test temperature.